The following Listing of Claims will replace all prior versions, and listings, of claims in the application.

## **Listing of Claims:**

- 1. (currently amended) A method for optimizing the timing performance of
- an overall logic circuit where that overall logic circuit is implemented in a Field
- 3 Programmable Gate Array (FPGA) with programmable interconnect of the
- 4 FPGA behaving in a way such that the timing of logic signals routed by the
- 5 programmable interconnect from a specific source to a specific load within the
- 6 FPGA is affected negligibly by fanout to other logic loads connected to the same
- 7 source signal, the method comprising the steps of:
- a) synthesizing the overall logic for first implementation in an FPGA, the
- 9 synthesis including construction and first placement of the logic
- functions on the FPGA,
- b) analyzing the timing of the first implementation with the first placement,
- c) determining the most critical timing paths from analysis of the first
- implementation,

Application No.: 10/697,406

16

17

18

19

20

21

22

23

Amendment dated: September 28, 2005 Reply to Office Action mailed: May 31, 2005

d) selecting as an object for improvement a specific critical path from the most critical timing paths,

- e) implementing in another way the critical logic in the chosen critical path with implementation of the critical logic performed with relative disregard as to the fanout of signals to other logic in the overall logic circuit and with placement of logic in the chosen critical path designed primarily to minimize the interconnected routing distance of the signals contributing to that chosen critical path, such change being a change in the selection of logic elements and the placement of those elements which implement the critical path.
- 2. (currently amended) The method of Claim 1 in which the implementation of the critical logic in a new way in step e) is limited only to changes in the
- placement of the logic <u>elements</u> in the chosen critical path.
- 3. (currently amended) A method for optimizing the timing performance of
- an overall logic circuit where that overall logic circuit is implemented in an
- 3 FPGA with programmable interconnect of the FPGA behaving in a way such
- 4 that the timing of logic signals routed by the programmable interconnect from a
- specific source to a specific load within the FPGA is affected negligibly by

Application No.: 10/697,406

Amendment dated: September 28, 2005 Reply to Office Action mailed: May 31, 2005

fanout to other logic loads connected to the same source signal, the method

- 7 comprising the steps of:
- a) synthesizing the overall logic for a base implementation in an FPGA, the synthesis including construction and placement of the logic functions on
- the FPGA,

11

14

15

16

17

18

19

20

21

22

23

- b) analyzing the timing of the base implementation,
- c) determining the most critical timing paths from analysis of the base implementation,
  - d) selecting as an object for improvement a chosen critical path from the most critical timing paths,
  - e) implementing in another way the critical logic in the chosen critical path with implementation of the critical logic performed with relative disregard as to the fanout of signals to other logic in the overall logic circuit and with placement of logic in the chosen critical path designed primarily to minimize the interconnected routing distance of the signals contributing to that chosen critical path, such change being a change in the selection of logic elements and the placement of those elements which implement the critical path,

Application No.: 10/697,406

24

25

26

27

28

29

Amendment dated: September 28, 2005 Reply to Office Action mailed: May 31, 2005

- f) modifying the placement of other logic in the overall logic circuit to accommodate the changes in placement of the chosen critical path while maintaining approximately the new placement of the critical logic,
  - g) repeating steps b) through f) where the last implementation and placement of the overall logic circuit from step f) becomes the basis for starting again with this last implementation becoming the base implementation.
- 4. (currently amended) The method of Claim 3 in which the implementation
- of the critical logic in a new way in step e) is limited only to changes in the
- 3 placement of the logic <u>elements</u> in the chosen critical path.